Energy Efficient High Performance Processors

Energy Efficient High Performance Processors

AngličtinaPevná vazbaTisk na objednávku
Haj-Yahya, Jawad
Springer Verlag, Singapore
EAN: 9789811085536
Tisk na objednávku
Předpokládané dodání v pondělí, 24. června 2024
3 159 Kč
Běžná cena: 3 510 Kč
Sleva 10 %
ks
Chcete tento titul ještě dnes?
knihkupectví Megabooks Praha Korunní
není dostupné
Librairie Francophone Praha Štěpánská
není dostupné
knihkupectví Megabooks Ostrava
není dostupné
knihkupectví Megabooks Olomouc
není dostupné
knihkupectví Megabooks Plzeň
není dostupné
knihkupectví Megabooks Brno
není dostupné
knihkupectví Megabooks Hradec Králové
není dostupné
knihkupectví Megabooks České Budějovice
není dostupné

Podrobné informace

This book explores energy efficiency techniques for high-performance computing (HPC) systems using power-management methods. Adopting a step-by-step approach, it describes power-management flows, algorithms and mechanism that are employed in modern processors such as Intel Sandy Bridge, Haswell, Skylake and other architectures (e.g. ARM). Further, it includes practical examples and recent studies demonstrating how modem processors dynamically manage wide power ranges, from a few milliwatts in the lowest idle power state, to tens of watts in turbo state. Moreover, the book explains how thermal and power deliveries are managed in the context this huge power range. The book also discusses the different metrics for energy efficiency, presents several methods and applications of the power and energy estimation, and shows how by using innovative power estimation methods and new algorithms modern processors are able to optimize metrics such as power, energy, and performance. Different power estimation tools are presented, including tools that break down the power consumption of modern processors at sub-processor core/thread granularity. The book also investigates software, firmware and hardware coordination methods of reducing power consumption, for example a compiler-assisted power management method to overcome power excursions. Lastly, it examines firmware algorithms for dynamic cache resizing and dynamic voltage and frequency scaling (DVFS) for memory sub-systems.
EAN 9789811085536
ISBN 9811085536
Typ produktu Pevná vazba
Vydavatel Springer Verlag, Singapore
Datum vydání 4. dubna 2018
Stránky 165
Jazyk English
Rozměry 235 x 155
Země Singapore
Sekce Professional & Scholarly
Autoři Ben Asher, Yosi; Chattopadhyay Anupam; Haj-Yahya, Jawad; Mendelson, Avi
Ilustrace XIV, 165 p. 73 illus., 68 illus. in color.
Edice 1st ed. 2018
Série Computer Architecture and Design Methodologies