Introduction to SystemVerilog

Introduction to SystemVerilog

AngličtinaPevná vazbaTisk na objednávku
Mehta Ashok B.
Springer, Berlin
EAN: 9783030713188
Tisk na objednávku
Předpokládané dodání v pondělí, 10. srpna 2026
3 291 Kč
Běžná cena: 3 657 Kč
Sleva 10 %
ks
Chcete tento titul ještě dnes?
knihkupectví Megabooks Praha Korunní
není dostupné
Librairie Francophone Praha Štěpánská
není dostupné
knihkupectví Megabooks Ostrava
není dostupné
knihkupectví Megabooks Olomouc
není dostupné
knihkupectví Megabooks Plzeň
není dostupné
knihkupectví Megabooks Brno
není dostupné
knihkupectví Megabooks Hradec Králové
není dostupné
knihkupectví Megabooks České Budějovice
není dostupné
knihkupectví Megabooks Liberec
není dostupné

Podrobné informace

This book provides a hands-on, application-oriented guide to the entire IEEE standard 1800 SystemVerilog language. Readers will benefit from the step-by-step approach to learning the language and methodology nuances, which will enable them to design and verify complex ASIC/SoC and CPU chips. The author covers the entire spectrum of the language, including random constraints, SystemVerilog Assertions, Functional Coverage, Class, checkers, interfaces, and Data Types, among other features of the language. Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the complex task of multi-million gate ASIC designs.

  • Provides comprehensive coverage of the entire IEEE standard SystemVerilog language;
  • Covers important topics such as constrained random verification, SystemVerilog Class, Assertions, Functional coverage, data types, checkers, interfaces, processes and procedures, among other language features;
  • Uses easy to understand examples and simulation logs; examples are simulatable and will be provided online;
  • Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs.

This is quite a comprehensive work.  It must have taken a long time to write it. I really like that the author has taken apart each of the SystemVerilog constructs and talks about them in great detail, including example code and simulation logs.  For example, there is a chapter dedicated to arrays, and another dedicated to queues - that is great to have! 

The Language Reference Manual (LRM) is quite dense and difficult to use as a text for learning the language.  This book explains semantics at a level of detail that is not possible in an LRM. This is the strength of the book. This will be an excellent book for novice users and as a handy reference for experienced programmers.

Mark Glasser

Cerebras Systems

EAN 9783030713188
ISBN 3030713180
Typ produktu Pevná vazba
Vydavatel Springer, Berlin
Datum vydání 7. července 2021
Stránky 852
Jazyk English
Rozměry 235 x 155
Země Switzerland
Sekce Professional & Scholarly
Autoři Mehta Ashok B.
Ilustrace 148 Illustrations, color; 8 Illustrations, black and white
Edice 2021 ed.
Informace o výrobci
Kontaktní informace výrobce nejsou momentálně dostupné online, na nápravě intenzivně pracujeme. Pokud informaci potřebujete, napište nám na [email protected], rádi Vám ji poskytneme.