Energy Efficient High Performance Processors

Energy Efficient High Performance Processors

EnglishHardbackPrint on demand
Haj-Yahya, Jawad
Springer Verlag, Singapore
EAN: 9789811085536
Print on demand
Delivery on Monday, 15. of July 2024
CZK 3,159
Common price CZK 3,510
Discount 10%
pc
Do you want this product today?
Oxford Bookshop Praha Korunní
not available
Librairie Francophone Praha Štěpánská
not available
Oxford Bookshop Ostrava
not available
Oxford Bookshop Olomouc
not available
Oxford Bookshop Plzeň
not available
Oxford Bookshop Brno
not available
Oxford Bookshop Hradec Králové
not available
Oxford Bookshop České Budějovice
not available

Detailed information

This book explores energy efficiency techniques for high-performance computing (HPC) systems using power-management methods. Adopting a step-by-step approach, it describes power-management flows, algorithms and mechanism that are employed in modern processors such as Intel Sandy Bridge, Haswell, Skylake and other architectures (e.g. ARM). Further, it includes practical examples and recent studies demonstrating how modem processors dynamically manage wide power ranges, from a few milliwatts in the lowest idle power state, to tens of watts in turbo state. Moreover, the book explains how thermal and power deliveries are managed in the context this huge power range. The book also discusses the different metrics for energy efficiency, presents several methods and applications of the power and energy estimation, and shows how by using innovative power estimation methods and new algorithms modern processors are able to optimize metrics such as power, energy, and performance. Different power estimation tools are presented, including tools that break down the power consumption of modern processors at sub-processor core/thread granularity. The book also investigates software, firmware and hardware coordination methods of reducing power consumption, for example a compiler-assisted power management method to overcome power excursions. Lastly, it examines firmware algorithms for dynamic cache resizing and dynamic voltage and frequency scaling (DVFS) for memory sub-systems.
EAN 9789811085536
ISBN 9811085536
Binding Hardback
Publisher Springer Verlag, Singapore
Publication date April 4, 2018
Pages 165
Language English
Dimensions 235 x 155
Country Singapore
Readership Professional & Scholarly
Authors Ben Asher, Yosi; Chattopadhyay Anupam; Haj-Yahya, Jawad; Mendelson, Avi
Illustrations XIV, 165 p. 73 illus., 68 illus. in color.
Edition 1st ed. 2018
Series Computer Architecture and Design Methodologies